

# 2.0 Amp Output Current IGBT Gate Drive Optocoupler

## **Technical Data**

HCPL-3120 HCPL-J312 HCNW3120

#### **Features**

- 2.0 A Minimum Peak Output Current
- 15 kV/µs Minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 1500 V
- 0.5 V Maximum Low Level Output Voltage (V<sub>OL</sub>)
   Eliminates Need for Negative Gate Drive
- I<sub>CC</sub> = 5 mA Maximum Supply Current
- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- Wide Operating  $V_{\rm CC}$  Range: 15 to 30 Volts
- 500 ns Maximum Switching Speeds
- Industrial Temperature Range: -40°C to 100°C
- Safety Approval
   UL Recognized
   2500 Vrms for 1 min. for
   HCPL-3120
   3750 Vrms for 1 min. for
   HCPL-J312
   5000 Vrms for 1 min. for
   HCNW3120

## CSA Approval VDE 0884 Approved


$$\begin{split} &V_{IORM} = 630 \text{ Vpeak for} \\ &HCPL\text{-}3120 \text{ (Option 060)} \\ &V_{IORM} = 891 \text{ Vpeak for} \\ &HCPL\text{-}J312 \\ &V_{IORM} = 1414 \text{ Vpeak for} \end{split}$$

HCNW3120 BSI Certified (HCNW3120 only) (Pending)

## **Applications**

- IGBT/MOSFET Gate Drive
- AC/Brushless DC Motor Drives
- Industrial Inverters
- Switch Mode Power Supplies

## **Functional Diagram**



#### **TRUTH TABLE**

LED	V <sub>CC</sub> - V <sub>EE</sub> "POSITIVE GOING" (i.e., TURN-ON)	V <sub>CC</sub> - V <sub>EE</sub> "NEGATIVE GOING" (i.e., TURN-OFF)	V <sub>o</sub>
OFF	0 - 30 V	0 - 30 V	LOW
ON	0 - 11 V	0 - 9.5 V	LOW
ON	11 - 13.5 V	9.5 - 12 V	TRANSITION
ON	13.5 - 30 V	12 - 30 V	HIGH

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

## **Description**

The HCPL-3120 contains a GaAsP LED while the HCPL-J312 and the HCNW3120 contain an AlGaAs LED. The LED is optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high

operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by these optocouplers make them ideally suited for directly driving IGBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the HCPL-3120 series can be used to drive a discrete power

stage which drives the IGBT gate. The HCNW3120 has the highest insulation voltage of  $V_{IORM} = 1414$  Vpeak in the VDE0884. The HCPL-J312 has an insulation voltage of  $V_{IORM} = 891$  Vpeak and the  $V_{IORM} = 630$  Vpeak is also available with the HCPL-3120 (Option 060).

#### **Selection Guide**


Part Number	HCPL-3120	HCPL-J312	HCNW3120	HCPL-3150*
Output Peak Current (I <sub>O</sub> )	2.0 A	2.0 A	2.0 A	0.5 A
VDE0884 Approval	V <sub>IORM</sub> = 630 Vpeak (Option 060)	V <sub>IORM</sub> = 891 Vpeak	V <sub>IORM</sub> = 1414 Vpeak	V <sub>IORM</sub> = 630 Vpeak (Option 060)

<sup>\*</sup>The HCPL-3150 Data sheet available. Contact Agilent sales representative or authorized distributor.

## **Ordering Information**

Specify Part Number followed by Option Number (if desired)


## Example:




Option 500 contains 1000 units (HCPL-3120/J312), 750 units (HCNW3120) per reel. Other options contain 50 units (HCPL-3120/J312), 42 units (HCNW312) per tube. Option data sheets available. Contact Agilent sales representative or authorized distributor.

## **Package Outline Drawings**

### **HCPL-3120 Outline Drawing (Standard DIP Package)**




**HCPL-3120 Gull Wing Surface Mount Option 300 Outline Drawing** 




## **Package Outline Drawings**


### **HCPL-J312 Outline Drawing (Standard DIP Package)**




HCPL-J312 Gull Wing Surface Mount Option 300 Outline Drawing




### HCNW3120 Outline Drawing (8-Pin Wide Body Package)



### **HCNW3120 Gull Wing Surface Mount Option 300 Outline Drawing**



## **Reflow Temperature Profile**



MAXIMUM SOLDER REFLOW THERMAL PROFILE (NOTE: USE OF NON-CHLORINE ACTIVATED FLUXES IS RECOMMENDED.)

## **Regulatory Information**

Agency/Standard	HCPL-3120	HCPL-J312	HCNW3120
Underwriters Laboratory <b>(UL)</b> Recognized under UL 1577, Component Recognition Program, Category, File E55361	~	~	~
Canadian Standards Association <b>(CSA)</b> File CA88324, per Component Acceptance Notice #5	~	~	~
Verband Deutscher Electrotechniker <b>(VDE)</b> DIN VDE 0884 (June 1992)	Option 060	~	~
British Standards Institute <b>(BSI)</b> Certification According to BS EN60065: 1994 (BS415:1994), BS EN60950: 1992 (BS7002:1992)			Pending

## **Insulation and Safety Related Specifications**

			Value			
Parameter	Symbol	HCPL- 3120	HCPL- J312	HCNW 3120	Units	Conditions
					UIIIUS	0 0114120210
Minimum External	L(101)	7.1	7.4	9.6	mm	Measured from input terminals to
Air Gap (Clearance)						output terminals, shortest distance
						through air.
Minimum External	L(102)	7.4	8.0	10.0	mm	Measured from input terminals to
Tracking (Creepage)						output terminals, shortest distance
						path along body.
Minimum Internal		0.08	0.5	1.0	mm	Insulation thickness between emitter
Plastic Gap						and detector; also known as distance
(Internal Clearance)						through insulation.
Tracking Resistance	CTI	>175	>175	>200	Volts	DIN IEC 112/VDE 0303 Part 1
(Comparative						
Tracking Index)						
Isolation Group		IIIa	IIIa	IIIa		Material Group (DIN VDE 0110, 1/89,
						Table 1)

All Agilent data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit

board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There

are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

#### VDE0884 Insulation Related Characteristics

Description	Symbol	HCPL-3120 Option 060	HCPL-J312	HCNW3120	Unit
Installation classification per					
DIN VDE 0110/1.89, Table 1					
for rated mains voltage ≤ 150 V rms		I-IV	I-IV	I-IV	
for rated mains voltage ≤ 300 V rms		I-IV	I-IV	I-IV	
for rated mains voltage ≤ 450 V rms		I-III	I-III	I-IV	
for rated mains voltage ≤ 600 V rms			I-III	I-IV	
for rated mains voltage ≤ 1000 V rms				I-III	
Climatic Classification		55/100/21	55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	2	
Maximum Working Insulation Voltage	$V_{IORM}$	630	891	1414	$V_{\rm peak}$
Input to Output Test Voltage, Method b*	$ m V_{PR}$	1181	1670	2652	$V_{peak}$
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production					-
Test, $t_m = 1$ sec, Partial Discharge $< 5pC$					
I de Ode d'El d'Alle Mail de	¥7.	0.45	1000	0101	***
Input to Output Test Voltage, Method a*	$ m V_{PR}$	945	1336	2121	$V_{peak}$
$V_{IORM} \times 1.5 = V_{PR}$ , Type and Sample					
Test, $t_m = 60$ sec, Partial Discharge $< 5pC$	***	2000	0000	0000	
Highest Allowable Overvoltage*	$V_{IOTM}$	6000	6000	8000	V <sub>peak</sub>
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$ )					
Safety Limiting Values – maximum values					
allowed in the event of a failure,					
also see Figure 37.	_				
Case Temperature	$_{ m -}$ ${ m T_S}$	175	175	150	°C
Input Current	${ m I_{SINPUT}}$	230	400	400	mA
Output Power	P <sub>S OUTPUT</sub>	600	600	700	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$ m R_S$	$\geq 10^{9}$	$\geq 10^{9}$	$\geq 10^9$	Ω

<sup>\*</sup>Refer to the VDE0884 section (page 1-6/8) of the Isolation Control Component Designer's Catalog for a detailed description of Method a/b partial discharge test profiles.

**Note:** These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.

## **Absolute Maximum Ratings**

Parameter		Symbol	Min.	Max.	Units	Note
Storage Temperature		$T_{\mathrm{S}}$	-55	125	°C	
Operating Temperature		T <sub>A</sub>	-40	100	°C	
Average Input Current		I <sub>F(AVG)</sub>		25	mA	1
Peak Transient Input Co (<1 µs pulse width, 300		I <sub>F(TRAN)</sub>		1.0	A	
Reverse Input Voltage	HCPL-3120	$V_{ m R}$		5	Volts	
	HCPL-J312 HCNW3120			3		
"High" Peak Output Cur	rrent	I <sub>OH(PEAK)</sub>		2.5	A	2
"Low" Peak Output Cur	rent	I <sub>OL(PEAK)</sub>		2.5	A	2
Supply Voltage		$(V_{\rm CC}$ - $V_{\rm EE})$	0	35	Volts	
Input Current (Rise/Fal	l Time)	$t_{r(IN)} / t_{f(IN)}$		500	ns	
Output Voltage		V <sub>O(PEAK)</sub>	0	$V_{\rm CC}$	Volts	
Output Power Dissipation	on	Po		250	mW	3
Total Power Dissipation		$P_{\mathrm{T}}$		295	mW	4
Lead Solder Temperature	HCPL-3120 HCPL-J312	260°C for 10 sec., 1.6 mm below seating plane				plane
	HCNW3120	W3120 260°C for 10 sec., up to seating plane				9
Solder Reflow Tempera	ture Profile		See Pack	age Outline D	rawings section	on

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	
Power Supply Voltage	$(V_{\rm CC}$ - $V_{\rm EE})$	15	30	Volts	
Input Current (ON)	HCPL-3120 HCPL-J312	$I_{F(ON)}$	7	16	mA
	HCNW3120	1(01()	10		
Input Voltage (OFF)		$V_{F(OFF)}$	-3.0	0.8	V
Operating Temperatur	re	T <sub>A</sub>	-40	100	$^{\circ}\mathrm{C}$

## **Electrical Specifications (DC)**

Over recommended operating conditions ( $T_A$  = -40 to 100°C,  $I_{F(ON)}$  = 7 to 16 mA,  $V_{F(OFF)}$  = -3.0 to 0.8 V,  $V_{CC}$  = 15 to 30 V,  $V_{EE}$  = Ground) unless otherwise specified.

Parameter	Symbol	Device	Min.	Typ.*	Max.	Units	<b>Test Conditions</b>	Fig.	Note
High Level	$I_{OH}$		0.5	1.5		A	$V_{\rm O} = (V_{\rm CC} - 4 \text{ V})$	2, 3,	5
Output Current			2.0			A	$V_{\rm O} = (V_{\rm CC} - 15 \text{ V})$	17	2
Low Level	$I_{OL}$		0.5	2.0		A	$V_{\rm O} = (V_{\rm EE} + 2.5 \text{ V})$	5, 6,	5
Output Current			2.0			A	$V_{\rm O} = (V_{\rm EE} + 15 \text{ V})$	18	2
High Level Output Voltage	V <sub>OH</sub>		(V <sub>CC</sub> - 4)	(V <sub>CC</sub> - 3)		V	$I_0 = -100 \text{ mA}$	1, 3, 19	6, 7
Low Level Output Voltage	$V_{ m OL}$			0.1	0.5	V	$I_0 = 100 \text{ mA}$	4, 6, 20	
High Level Supply Current	$I_{\rm CCH}$			2.5	5.0	mA	Output Open, $I_F = 7 \text{ to } 16 \text{ mA}$	7, 8	
Low Level Supply Current	$I_{CCL}$			2.5	5.0	mA	Output Open, $V_F = -3.0 \text{ to } +0.8 \text{ V}$		
Threshold Input	$I_{FLH}$	HCPL-3120		2.3	5.0	mA	$I_0 = 0 \text{ mA},$	9, 15,	
Current Low		HCPL-J312		1.0			$V_0 > 5 V$	21	
to High		HCNW3120		2.3	8.0				
Threshold Input Voltage High to Low	$ m V_{FHL}$		0.8			V			
Input Forward	$V_{\mathrm{F}}$	HCPL-3120	1.2	1.5	1.8	V	$I_F = 10 \text{ mA}$	16	
Voltage		HCPL-J312 HCNW3120		1.6	1.95				
Temperature	$\Delta V_F/\Delta T_A$			-1.6		mV/°C	$I_F = 10 \text{ mA}$		
Coefficient of Forward Voltage		HCPL-J312 HCNW3120		-1.3					
Input Reverse	$\mathrm{BV}_\mathrm{R}$	HCPL-3120	5			V	$I_R = 10 \mu\text{A}$		
Breakdown Voltage		HCPL-J312 HCNW3120	3				$I_R = 100 \mu\text{A}$		
Input	$C_{IN}$	HCPL-3120		60		pF	f = 1  MHz,		
Capacitance		HCPL-J312 HCNW3120		70			$V_F = 0 V$		
UVLO Threshold	V <sub>UVLO+</sub>		11.0	12.3	13.5	V	$V_O > 5 V$ , $I_F = 10 \text{ mA}$	22, 34	
	V <sub>UVLO</sub>		9.5	10.7	12.0				
UVLO Hysteresis	UVLO <sub>HYS</sub>			1.6					

<sup>\*</sup>All typical values at  $T_A$  = 25°C and  $V_{CC}$  -  $V_{EE}$  = 30 V, unless otherwise noted.

## **Switching Specifications (AC)**

Over recommended operating conditions ( $T_A$  = -40 to 100°C,  $I_{F(ON)}$  = 7 to 16 mA,  $V_{F(OFF)}$  = -3.0 to 0.8 V,  $V_{CC}$  = 15 to 30 V,  $V_{EE}$  = Ground) unless otherwise specified.

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay	$ m t_{PLH}$	0.10	0.30	0.50	μs	$Rg = 10 \Omega$ ,	10, 11,	16
Time to High						Cg = 10  nF,	12, 13,	
Output Level						f = 10  kHz,	14, 23	
Propagation Delay	$ m t_{PHL}$	0.10	0.30	0.50	μs	Duty Cycle = 50%		
Time to Low								
Output Level								
Pulse Width	PWD			0.3	μs			17
Distortion								
Propagation Delay	PDD	-0.35		0.35	μs		35, 36	12
Difference Between	$(t_{PHL}$ - $t_{PLH})$							
Any Two Parts								
Rise Time	$ m t_r$		0.1		μs		23	
Fall Time	$\mathrm{t_{f}}$		0.1		μs			
UVLO Turn On	$t_{ m UVLO~ON}$		0.8		μs	$V_{\rm O} > 5 \text{ V}, I_{\rm F} = 10 \text{ mA}$	22	
Delay								
UVLO Turn Off	$t_{ m UVLO~OFF}$		0.6			$V_{\rm O} < 5 \text{ V}, I_{\rm F} = 10 \text{ mA}$		
Delay								
Output High Level	$ \mathrm{CM_H} $	15	30		kV/μs	$T_A = 25$ °C,	24	13, 14
Common Mode						$I_F = 10 \text{ to } 16 \text{ mA},$		
Transient						$V_{CM} = 1500 \text{ V},$		
Immunity						$V_{CC} = 30 \text{ V}$		
Output Low Level	$ \mathrm{CM_L} $	15	30		kV/μs	$T_{A} = 25^{\circ}C,$		13, 15
Common Mode						$V_{CM} = 1500 \text{ V},$		
Transient						$V_F = 0 V,$		
Immunity						$V_{CC} = 30 \text{ V}$		

<sup>\*</sup>All typical values at  $T_A$  = 25°C and  $V_{CC}$  -  $V_{EE}$  = 30 V, unless otherwise noted.

## **Package Characteristics**

Over recommended temperature ( $T_A = -40 \text{ to } 100^{\circ}\text{C}$ ) unless otherwise specified.

Parameter	Symbol	Device	Min.	Typ.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
Input-Output	V <sub>ISO</sub>	HCPL-3120	2500			$V_{RMS}$	RH < 50%,		8, 11
Momentary		HCPL-J312	3750				t = 1  min.,		9, 11
Withstand Voltage**		HCNW3120	5000				$T_A = 25$ °C		10, 11
Resistance	$R_{\text{I-O}}$	HCPL-3120		$10^{12}$		Ω	$V_{\text{I-O}} = 500 \text{ V}_{\text{DC}}$		11
(Input-Output)		HCPL-J312							
		HCNW3120	$10^{12}$	$10^{13}$			$T_A = 25$ °C		
			$10^{11}$				$T_{A} = 100^{\circ}C$		
Capacitance	$C_{\text{I-O}}$	HCPL-3120		0.6		pF	f = 1  MHz		
(Input-Output)		HCPL-J312		0.8					
		HCNW3120		0.5	0.6				
LED-to-Case	$\theta_{ m LC}$			467		°C/W	Thermocouple	28	
Thermal Resistance							located at center		
LED-to-Detector	$\theta_{ m LD}$			442		°C/W	underside of		
Thermal Resistance							package		
Detector-to-Case	$\theta_{ m DC}$			126		°C/W	•		
Thermal Resistance									

<sup>\*</sup>All typicals at  $T_A = 25$ °C.


#### Notes:


- 1. Derate linearly above  $70^{\circ}$ C free-air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width =  $10 \, \mu s$ , maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with  $I_O$  peak minimum =  $2.0 \, A$ . See Applications section for additional details on limiting  $I_{OH}$  peak.
- Derate linearly above 70°C free-air temperature at a rate of 4.8 mW/°C.
- 4. Derate linearly above 70°C free-air temperature at a rate of 5.4 mW/°C. The maximum LED junction temperature should not exceed 125°C.
- 5. Maximum pulse width =  $50 \mu s$ , maximum duty cycle = 0.5%.
- $\begin{array}{l} {\rm 6.\; In\; this\; test\; V_{OH}\; is\; measured\; with\; a\; dc} \\ {\rm load\; current.\; When\; driving\; capacitive} \\ {\rm loads\; V_{OH}\; will\; approach\; V_{CC}\; as\; I_{OH}} \\ {\rm approaches\; zero\; amps.} \end{array}$

- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 3000 Vrms for 1 second (leakage detection current limit, I<sub>LO</sub> ≤ 5 μA).
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 Vrms for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 µA).
- 10. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 µA).
- 11. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.

- 12. The difference between  $t_{PHL}$  and  $t_{PLH}$  between any two HCPL-3120 parts under the same test condition.
- 13. Pins 1 and 4 need to be connected to LED common.
- 14. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM},$  to assure that the output will remain in the high state (i.e.,  $V_{O} > 15.0 \ V).$
- 15. Common mode transient immunity in a low state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.,  $V_O < 1.0 \ V$ ).
- 16. This load condition approximates the gate load of a 1200 V/75A IGBT.
- 17. Pulse Width Distortion (PWD) is defined as  $|t_{PHL}-t_{PLH}|$  for any given device.

<sup>\*\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Agilent Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."










Figure 1.  $\ensuremath{V_{\mathrm{OH}}}$  vs. Temperature.

Figure 2.  $I_{OH}$  vs. Temperature.

Figure 3.  $V_{\rm OH}$  vs.  $I_{\rm OH}$ .









Figure 4.  $V_{OL}$  vs. Temperature.

Figure 5.  $I_{\rm OL}$  vs. Temperature.

Figure 6. V<sub>OL</sub> vs. I<sub>OL</sub>.








Figure 7.  $I_{\rm CC}$  vs. Temperature.

Figure 8.  $I_{CC}$  vs.  $V_{CC}$ .










Figure 9. I<sub>FLH</sub> vs. Temperature.









Figure 10. Propagation Delay vs.  $V_{CC}$ .

Figure 11. Propagation Delay vs. I<sub>F</sub>.

Figure 12. Propagation Delay vs. Temperature.






Figure 13. Propagation Delay vs. Rg.

Figure 14. Propagation Delay vs. Cg.




Figure 15. Transfer Characteristics.




Figure 16. Input Current vs. Forward Voltage.





Figure 17.  $\rm I_{OH}$  Test Circuit.







Figure 18.  $I_{OL}$  Test Circuit.

Figure 19.  $V_{OH}$  Test Circuit.






Figure 20.  $V_{OL}$  Test Circuit.

Figure 21.  $\rm I_{FLH}$  Test Circuit.




Figure 22. UVLO Test Circuit.




Figure 23.  $t_{PLH},\,t_{PHL},\,t_{r},$  and  $t_{f}$  Test Circuit and Waveforms.




Figure 24. CMR Test Circuit and Waveforms.

# **Applications Information Eliminating Negative IGBT Gate Drive (Discussion applies**

Gate Drive (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

To keep the IGBT firmly off, the HCPL-3120 has a very low maximum  $V_{OL}$  specification of 0.5 V. The HCPL-3120 realizes this very low  $V_{OL}$  by using a DMOS transistor with 1  $\Omega$  (typical) on resistance in its pull down circuit. When the HCPL-

3120 is in the low state, the IGBT gate is shorted to the emitter by Rg + 1  $\Omega$ . Minimizing Rg and the lead inductance from the HCPL-3120 to the IGBT gate and emitter (possibly by mounting the HCPL-3120 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 25. Care should be taken with such a PC board design to avoid routing the

IGBT collector or emitter traces close to the HCPL-3120 input as this can result in unwanted coupling of transient signals into the HCPL-3120 and degrade performance. (If the IGBT drain must be routed near the HCPL-3120 input, then the LED should be reverse-biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3120.)




Figure 25. Recommended LED Drive and Application Circuit.

Selecting the Gate Resistor (Rg) to Minimize IGBT Switching Losses. (Discussion applies to HCPL-3120, HCPL-J312 and HCNW3120) Step 1: Calculate Rg Minimum from the  $I_{OL}$  Peak Specification. The IGBT and Rg in Figure 26 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3120.

$$Rg \ge \frac{(V_{CC} - V_{EE} - V_{OL})}{I_{OLPEAK}}$$

$$= \frac{(V_{CC} - V_{EE} - 2 V)}{I_{OLPEAK}}$$

$$= \frac{(15 V + 5 V - 2 V)}{2.5 A}$$

$$= 7.2 \Omega \cong 8 \Omega$$

The  $V_{OL}$  value of 2 V in the previous equation is a conservative value of  $V_{OL}$  at the peak current of 2.5A (see Figure 6). At lower Rg values the voltage supplied by the HCPL-3120 is not an ideal voltage step. This results in lower peak currents (more margin) than predicted by this analysis. When negative gate drive is not used  $V_{EE}$  in the previous equation is equal to zero volts.




Figure 26. HCPL-3120 Typical Application Circuit with Negative IGBT Gate Drive.

Step 2: Check the HCPL-3120 Power Dissipation and Increase Rg if Necessary. The HCPL-3120 total power dissipation  $(P_T)$  is equal to the sum of the emitter power  $(P_E)$  and the output power  $(P_O)$ :

$$\begin{split} P_T &= P_E + P_O \\ P_E &= I_F \cdot V_F \cdot Duty \ Cycle \\ P_O &= P_{O(BIAS)} + P_{O \ (SWITCHING)} \\ &= I_{CC} \cdot (V_{CC} \cdot V_{EE}) \\ &+ E_{SW}(R_G, \, Q_G) \cdot f \end{split}$$

For the circuit in Figure 26 with  $I_F$  (worst case) = 16 mA,  $Rg=8\,\Omega,$  Max Duty Cycle = 80%, Qg=500 nC, f=20 kHz and  $T_A$  max = 85C:

$$P_E = 16 \ mA \cdot 1.8 \ V \cdot 0.8 = 23 \ mW$$

$$\begin{split} P_O &= 4.25 \ mA \cdot 20 \ V \\ &+ 5.2 \ \mu J \cdot 20 \ kHz \\ &= 85 \ mW + 104 \ mW \\ &= 189 \ mW \\ &> 178 \ mW \ (P_{O(MAX)} \ @ \ 85C \\ &= 250 \ mW - 15C \cdot 4.8 \ mW/C) \end{split}$$

The value of 4.25 mA for  $I_{CC}$  in the previous equation was obtained by derating the  $I_{CC}$  max of 5 mA (which occurs at -40°C) to  $I_{CC}$  max at 85C (see Figure 7).

Since  $P_0$  for this case is greater than  $P_{O(MAX)}$ , Rg must be increased to reduce the HCPL-3120 power dissipation.

$$P_{O(SWITCHING MAX)}$$

$$= P_{O(MAX)} - P_{O(BIAS)}$$

$$= 178 mW - 85 mW$$

$$= 93 mW$$

$$E_{SW(MAX)} = \frac{P_{O(SWITCHINGMAX)}}{f}$$

$$= \frac{93 mW}{20 kHz} = 4.65 \mu W$$

For Qg = 500 nC, from Figure 27, a value of  $E_{SW}$  = 4.65  $\mu W$  gives a Rg = 10.3  $\Omega$ .

P <sub>E</sub> Parameter	Description
$I_{\mathrm{F}}$	LED Current
$V_{\rm F}$	LED On Voltage
Duty Cycle	Maximum LED
	Duty Cycle

Po Parameter	Description
$I_{CC}$	Supply Current
$V_{\rm CC}$	Positive Supply Voltage
$V_{\rm EE}$	Negative Supply Voltage
$E_{SW}(Rg,Qg)$	Energy Dissipated in the HCPL-3120 for each
	IGBT Switching Cycle (See Figure 27)
f	Switching Frequency
·	




Figure 27. Energy Dissipated in the HCPL-3120 for Each IGBT Switching Cycle.

## Thermal Model (Discussion applies to HCPL-3120, HCPL-J312 and HCNW3120)

The steady state thermal model for the HCPL-3120 is shown in Figure 28. The thermal resistance values given in this model can be used to calculate the temperatures at each node for a given operating condition. As shown by the model, all heat generated flows through  $\theta_{CA}$  which raises the case temperature T<sub>C</sub> accordingly. The value of  $\theta_{CA}$ depends on the conditions of the board design and is, therefore, determined by the designer. The value of  $\theta_{CA} = 83^{\circ}\text{C/W}$  was obtained from thermal measurements using a 2.5 x 2.5 inch PC

board, with small traces (no ground plane), a single HCPL-3120 soldered into the center of the board and still air. The absolute maximum power dissipation derating specifications assume a  $\theta_{CA} value$  of  $83^{\circ} C/W.$ 

From the thermal mode in Figure 28 the LED and detector IC junction temperatures can be expressed as:

$$\begin{split} T_{JE} &= P_{E} \cdot (\theta_{LC} | | (\theta_{LD} + \theta_{DC}) + \theta_{CA}) \\ & + P_{TA} \cdot \left( \frac{\theta_{LC} * \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA} \right) \end{split}$$

$$T_{JD} = P_E \left( \frac{\theta_{LC} \cdot \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA} \right)$$

+ 
$$P_D \cdot (\theta_{DC} | | (\theta_{LD} + \theta_{LC}) + \theta_{CA}) + T_A$$

Inserting the values for  $\theta_{LC}$  and  $\theta_{DC}$  shown in Figure 28 gives:

$$\begin{split} T_{JE} &= P_{E} \cdot (256 \, ^{\circ}\text{C/W} + \theta_{CA}) \\ &+ P_{D} \cdot (57 \, ^{\circ}\text{C/W} + \theta_{CA}) + T_{A} \\ T_{JD} &= P_{E} \cdot (57 \, ^{\circ}\text{C/W} + \theta_{CA}) \\ &+ P_{D} \cdot (111 \, ^{\circ}\text{C/W} + \theta_{CA}) + T_{A} \end{split}$$

For example, given  $P_E = 45$  mW,  $P_O = 250$  mW,  $T_A = 70$ °C and  $\theta_{CA} = 83$ °C/W:

$$T_{JE} = P_{E} \cdot 339 \text{ °C/W} + P_{D} \cdot 140 \text{ °C/W} + T_{A}$$
  
= 45 mW \cdot 339 \cdot C/W + 250 mW  
\cdot 140 \cdot C/W + 70 \cdot C = 120 \cdot C

$$T_{JD} = P_E^{\bullet} 140^{\circ}\text{C/W} + P_D^{\bullet} 194^{\circ}\text{C/W} + T_A$$
  
= 45 mW $^{\bullet} 140\text{C/W} + 250 \text{ mW}$   
 $^{\bullet} 194^{\circ}\text{C/W} + 70^{\circ}\text{C} = 125^{\circ}\text{C}$ 

 $T_{JE}$  and  $T_{JD}$  should be limited to 125°C based on the board layout and part placement ( $\theta_{CA}$ ) specific to the application.




Figure 28. Thermal Model.

 $T_{JE}$  = LED junction temperature

 $T_{JD}$  = detector IC junction temperature

 $T_C$  = case temperature measured at the center of the package bottom

 $\theta_{LC}$  = LED-to-case thermal resistance

 $\theta_{LD}$  = LED-to-detector thermal resistance

 $\theta_{DC}$  = detector-to-case thermal resistance

 $\theta_{CA}$  = case-to-ambient thermal resistance

 $*\theta_{CA}$  will depend on the board design and the placement of the part.

## LED Drive Circuit Considerations for Ultra High CMR Performance.

(Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 29. The HCPL-3120 improves CMR performance

by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 30. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for

a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve 15 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 29. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.




Figure 30. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.

## CMR with the LED On $(CMR_H)$ .

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum  $I_{\rm FLH}$  of 5 mA to achieve 15 kV/µs CMR.

## CMR with the LED Off $(CMR_L)$ .

A high CMR LED drive circuit must keep the LED off ( $V_F \leq V_{F(OFF)}$ ) during common mode transients. For example, during a -dV<sub>cm</sub>/dt transient in Figure 31, the current flowing through C<sub>LEDP</sub> also flows through the R<sub>SAT</sub> and V<sub>SAT</sub> of the logic gate. As long as the low state voltage developed across the logic gate is less than V<sub>F(OFF)</sub>, the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 32, cannot keep the LED off during a + dVcm/dt transient, since all the current flowing through  $C_{\rm LEDN}$  must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR<sub>L</sub> performance. Figure 33 is an alternative drive circuit which, like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 31. Equivalent Circuit for Figure 25 During Common Mode Transient.




Figure 32. Not Recommended Open Collector Drive Circuit.




Figure 33. Recommended LED Drive Circuit for Ultra-High CMR.

## Under Voltage Lockout Feature. (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

The HCPL-3120 contains an under voltage lockout (UVLO) feature that is designed to protect the IGBT under fault conditions which cause the HCPL-3120 supply voltage (equivalent to the

fully-charged IGBT gate voltage) to drop below a level necessary to keep the IGBT in a low resistance state. When the HCPL-3120 output is in the high state and the supply voltage drops below the HCPL-3120  $V_{\rm UVLO-}$  threshold (9.5  $< V_{\rm UVLO-} <$  12.0) the optocoupler output will go into the low state with a typical delay, UVLO Turn Off Delay, of 0.6  $\mu s$ .

When the HCPL-3120 output is in the low state and the supply voltage rises above the HCPL-3120  $V_{UVLO+}$  threshold (11.0 <  $V_{UVLO+}$  < 13.5) the optocoupler output will go into the high state (assumes LED is "ON") with a typical delay, UVLO Turn On Delay of 0.8  $\mu$ s.





Figure 34. Under Voltage Lock Out.


## IPM Dead Time and Propagation Delay Specifications. (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

The HCPL-3120 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 25) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 35. Minimum LED Skew for Zero Dead Time.



\*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 36. Waveforms for Dead Time.




Figure 37. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.



To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 35. The amount of delay necessary to achieve this conditions is equal to the maximum value of the propagation delay difference specification, PDD $_{\rm MAX}$ , which is specified to be 350 ns over the operating temperature range of -40°C to 100°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 36. The maximum dead time for the HCPL-3120 is 700 ns (= 350 ns -(-350 ns)) over an operating temperature range of -40°C to 100℃.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.

#### www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or

(408) 654-8675

Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6271 2451

India, Australia, New Zealand: (+65) 6271 2394 Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only)

Korea: (+65) 6271 2194

Malaysia, Singapore: (+65) 6271 2054

Taiwan: (+65) 6271 2654

Data subject to change.
Copyright © 2003 Agilent Technologies, Inc.
Obsoletes 5965-7875E
February 10, 2003
5988-8710EN